


(57) In order to solve problems of a conventional level shift circuit which is difficult to use since a bias voltage is needed and where a number of P-channel MOS-FETs is large and an area thereof is large, a level shift circuit comprises N-channel MOS-FETs N1, N2 and N3 connected to the gate of the P-type MOSFET P1 is connected to the drain intermediate tap T2 of the P-channel MOS-FET P2 and the gate of the P-type MOSFET P1 is connected to the drain intermediate tap T1 and T2, the gate of the P-type MOSFET P2 are provided with drain intermediate taps T1 and T2, the gate of the P-type MOSFET P1 and N2 and N3, The P-channel MOSFETs P1 and P2 are provided with drain intermediate taps T1 and T2, the gate of the P-type MOSFET P1 is connected to the drain intermediate tap T2 of the P-channel MOS-FET P2, the drain intermediate tap T2 of the P-channel MOSFET P2 is connected to the gate of the P-type MOSFET P3 is connected to the drain intermediate tap T1 of the P-channel MOSFET P1, The P-channel MOSFET P3 is a transistor for outputting and the gate thereof is connected to the drain intermediate tap T2 of the P-channel MOSFET P2, the drain intermediate tap T2 of the P-channel MOSFET P2 is connected to a low potential side power source terminal, and P-channel MOSFETs P1, P2 and P3 sources of which are connected to a high potential side which are connected commonly to a high potential side.

(54) High voltage ECL shift circuit including CMOS transistor having thin gate insulating film

(57) In order to solve problems of a conventional level shift circuit which is difficult to use since a bias voltage is needed and where a number of P-channel MOS-FETs is large and an area thereof is large, a level shift circuit comprising N-channel MOSFETs N1, N2 and N3 which consists of which are respectively connected to input terminals 1, 2 and 3 and sources of which are commonly connected to a low potential side power source terminal, and P-channel MOSFETs P1, P2 and P3 sources of which are connected to a high potential side power source terminal and drains of which are commonly connected to drains of the N-channel MOSFETs N1, N2 and N3.



19

FETs N1, N2 and N3. The P-channel MOSFETs P1 and P2 are provided with drain intermediate taps T1 and T2, the gate of the P-type MOSFET P1 is connected to the drain intermediate tap T2 of the P-channel MOSFET P2 and the gate of the P-channel MOSFET P2 is connected to the drain intermediate tap T1 of the P-channel MOSFET P1. The P-channel MOSFET P2 is connected to the drain intermediate tap T1 of the P-channel MOSFET P1 and the gate of the P-channel MOSFET P1 is connected to the drain intermediate tap T2 of the P-channel MOSFET P2.

mirrors 1, 2 and 3 and sources of which are connected to a low potential side power source common to all P-channel MOSFETs P1, P2 and P3 sources of which are connected commonly to a high potential side power source terminal and drains of which are connected respectively to drains of the N-channel MOS-

(84) Designated Contracting States:	DE FR GB
(72) Inventor: Takahashi, Mitsusasa	Minato-ku, Tokyo (JP)
(74) Representative: Bettein & Resch	Reichenbachstrasse 19 80469 Munich (DE)
(30) Priority: 29.03.1996 JP 77227/96	Tokyo (JP)
(71) Applicant: NEC CORPORATION	(71) Tokyo (JP)

(43) Date of publication: 01.10.1997 Bulletin 1997/40  
(44) Int. Cl. 6: H03K 19/0185  
(21) Application number: 97105220.4  
(22) Date of filing: 27.03.1997

(12) EUROPÉAN PATENT APPLICATION

Office européen des brevets (11) EP 0 798 860 A2

(19) European Patent Office



(11) EP 0 798 860 A2

Furthermore, the mobility of a P-channel MOSFET is a half of that of an N-channel one and therefore, the P-channel MOSFET requires an area twice as much as that of the N-channel MOSFET to impart the same current driving capabilities. Therefore, according to the conventional level shift circuit, in comparison with a circuit where the first and second P-channel MOSFETs are not used, the area of the level shift circuit is calculated in consideration of an area of an N-channel MOSFET as follows.

In addition to the main circuit, a second circuit is used to generate a bias voltage. This circuit consists of a P-channel MOSFET and an N-channel MOSFET. The P-channel MOSFET has its drain connected to the source of the main N-channel MOSFET. The gate of the P-channel MOSFET is connected to the drain of the main N-channel MOSFET. The source of the P-channel MOSFET is connected to ground. The drain of the P-channel MOSFET is connected to the drain of the main N-channel MOSFET. The gate of the N-channel MOSFET is connected to the drain of the P-channel MOSFET. The source of the N-channel MOSFET is connected to ground. The drain of the N-channel MOSFET is connected to the output of the circuit.

However, according to the above-described conventional level shift circuit, the bias voltage applied on the bias terminals 23 is a voltage which is near to the power source voltage DD which is a high voltage and therefore, the bias voltage applied on the bias terminals 23 cannot be formed by the transistors having thin gate oxide films constituting the level shift circuit.

Using a low gate/source voltage (that is, a thin gate oxide film) may be used by preferentially selecting VDD, the

the bias voltage from the bias terminal 23 and a threshold value  $V_{TH2}$  of the second F-channel MOSFET 18, the fourth F-channel MOSFET 20 and the fifth F-channel MOSFET 21.

The second F-channel MOSFET,  $I_3$ , and the third F-channel MOSFET,  $I_4$ , are the mid-F-channel MOSFETs.  $I_3$  and the second F-channel MOSFET,  $I_2$ , are the low-F-channel MOSFETs. The drain voltage of the fourth F-channel MOSFET,  $I_5$ , is set such that the drain voltage does not become lower than a voltage of a difference between channel MOSFET  $I_3$  and the drain voltage of the fourth F-channel MOSFET,  $I_5$ . Therefore, the drain voltage of the fourth F-channel MOSFET,  $I_5$ , is the source potential of the second F-channel MOSFET,  $I_2$  and the drain voltage of the fourth F-channel MOSFET,  $I_5$ , is the drain voltage of the second F-channel MOSFET,  $I_2$ .

age VDD via the bias terminal 23. Accordingly, the drain of the top P-channel MOSFET 19 becomes at a timing where a high level signal is inputted to the input terminal 22 by which the second N-channel MOSFET 17.

Accordingly, the drain voltage of the third P-channel MOSFET 18 is set lower than a voltage of a difference between the bias voltage from the third P-channel MOSFET 23 and the threshold value of the first P-channel MOSFET 14.

DD (bias voltage >DD-threshold voltage V<sub>th</sub> of MOSFET 14) via the bias terminal 23. Accordingly, the drain of the third P-channel MOSFET 18 becomes V<sub>th</sub> of MOSFET 14, where a low level signal is inputted to the input terminal 22 by which the first N-channel MOSFET 16, the first P-channel MOSFET 14 and the fourth P-channel MOSFET

FET 14 and the fourth P-channel MOSFET 19, the second N-channel MOSFET 17 and the third P-channel MOSFET 15 and the fifth N-channel MOSFET 18, respectively repeat ON/OFF.

of the first-N-channel MOSFET 16 as well as to gates of the second-N-channel MOSFET 17 as well as to gates of the first-N-channel MOSFET 16 and a third-N-channel MOSFET 21 via an inverter 24.

Also, a gate of a fifth P-channel MOSFET 20 is connected to the gate of FET 18. The drain of FET 19 and the source of FET 18 are connected to a drain of a fourth N-channel MOSFET 17 and a gate of the third P-channel MOSFET 18.

of a first N-channel transistor 16 and a source of FET 14 is connected to a drain of a third P-channel MOSFET 18 and a gate of a fourth P-channel MOSFET 19 and a drain of FET 15 is connected to a drain of a second N-channel MOSFET

## 2. Description of Related Art:

The present invention relates to a level shift circuit constituted of a CMOS (Complementary Metal Oxide Semiconductor) which is an MOS (Metal Oxide Semiconductor) type field effect transistor (FET) element having a thin gate oxide film.

### 1. Field of the invention:

## BACKGROUND OF THE INVENTION

### Description

The above-described MOSFETs N1, N2, P1 and P2 constitute a level shift unit and MOSFETs N3 and P3 constitute a CMOS transistor for outputting. Respective drains of the MOSFETs N3 and P3 are commonly connected to an output

P2. The above-described MOSFETs N1, N2, P1 and P2 constitute a level shift unit and MOSFETs N3 and P3 constitute a CMOS transistor for outputting and a gate thereof is connected to the drain intermediate tap T1 of the MOSFET P1. The third P-channel MOSFET P3 is a transistor for outputting and a gate thereof is connected to the drain intermediate tap T2 of the second P-channel MOSFET P2.

Further, the first and the second P-channel MOSFETs P1 and P2 are respectively provided with drain intermediate taps T1 and T2, a gate of MOSFET P1 is connected to the drain intermediate tap T2 of MOSFET P2 and a gate of MOS-

Fig. 1, according to the present invention, the level shift circuit is constituted by a first, a second and a third N-channel MOS

type field effect transistor (hereinafter, MOSFETs) N1, N2 and N3 gates of which are respectively connected to low voltage signal input terminals 1, 2 and 3 and sources of which are commonly connected to a low potential terminal 4.

Fig. 1, according to the present invention, the level shift circuit according to the present invention, as shown by Fig. 1, is a circuit diagram of an embodiment of a level shift circuit according to the present invention.

An explanation will be given of embodiments of the present invention in reference to the drawings as follows.

45

50

45

40

55

35

25

20

15

10

70

6

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 7 is a circuit diagram of an example of a conventional level shift circuit.

Fig. 6 illustrates timing charts for explaining the operation of Fig. 1; and

Fig. 5 is a characteristic diagram of a draw-in-out distance of the intermediate tap and an intermediate tap potential;

Fig. 4 is a longitudinal sectional view taken along a line Y-Y' of Fig. 2;

Fig. 3 is a longitudinal sectional view taken along a line X-X' of Fig. 2;

Fig. 2 is a plane view of a P-channel MOSFET having an intermediate tap of Fig. 1;

Fig. 1 is a circuit diagram of an embodiment of the present invention;

on the side of the high potential whereby the fifth or the fourth transistor can be made OFF.

the fourth transistor connected to the drain intermediate tap of the second transistor at ON state, is not lowered to the fourth or the fifth transistors is made ON, and the other is made OFF, a potential slightly lower than the power source potential

of the first and the second transistors are mutually driven, when one of the intermediate taps and the fourth transistors are attached with the intermediate taps and

according to the present invention, the fourth gates by which the transistors are mutually driven.

According to the present invention, the fourth and the fifth transistors are connected to the fifth transistors on the side of the high potential.

the fifth transistors, a drain of which is connected to a drain of the fourth transistor and an output terminal

intermediate tap of the fourth transistor and a sixth transistor of the second intermediate tap of which is connected to the drain

gate of the fourth transistor, a drain of which is connected to a drain of the fifth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to the drain intermediate tap of which is connected to the drain

fourth transistor, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fifth transistor, a source of which is connected to a

low potential, a fourth transistor of a second conductive type having a drain intermediate tap of which is connected to the

fourth transistor and a source of which is connected to the drain intermediate tap of which is connected to the drain

fourth transistor, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

power source terminal, a drain of which is connected to a drain of the fourth transistor, a source of which is connected to a

## SUMMARY OF THE INVENTION

Accordingly, an area 1.33 times as large as that constituted by N-channel MOSFETs is necessary.

$$(P_{chx4} + N_{chx2}) / (P_{chx2} + N_{chx2}) = (8N_{ch}) / (6N_{ch}) = 4/3 = \text{approx. } 1.33$$

The potential V<sub>I</sub> of the intermediate tap T<sub>1</sub> is applied to the gate of the second P-channel MOSFET P<sub>2</sub> and the drain of the second N-channel MOSFET P<sub>2</sub> is made D<sub>N</sub> and the potential V<sub>D</sub> of the drain and the intermediate tap T<sub>2</sub>

voltage ( $V_{GS}$ ) of about  $2\text{ V}$ ) or the gate oxide trim such that they can be formed by Fig. 6, the gate oxide trimming step in the same way as that in N-channels MOSFETs N1 and N2. Accordingly, as shown by Fig. 6, the potential  $V_1$  of the intermediate tap T1 becomes  $(V_{DD}-2\text{V})$  in this case.

Further, in this case, to enable the shortening of step, a thickness of each oxide film of each of the P-channel MOS-FETs P1 and P2 is set to 50 nm and the gate is driven at 20 V which is sufficiently lower than the insulation breakdown voltage of 200 V.

Therefore, a drain potential of the first N-channel MOSFET  $N_1$  is lowered to a low potential side power source voltage  $V_{SS}$ . However, the first P-channel MOSFET  $P_1$  is provided with the intermediate tap  $T_1$  as a drain and accordingly, the

of the operation of Fig. 1 also in reference to timing charts. During a time period  $t_1$  in Fig. 6 where a first and a third input signal  $f_1$  and  $f_3$  are at 5 V (high level) and a second input signal  $f_2$  is at 0 V (low level), the first and the third N-

The same as that of N-channel MOSFETs N1 and N2 and the step can be shortened.

tail of MOSFETs having the interdigitate tap is changed in the voltage range of  $V_{DD}$  (source potential) to 0 V. As a result, P-channel MOSFETs each having a thin gate oxide film of about 50 nm having the withstand voltage of only about 50

Therefore, when such an intermediate tap is installed, the potential of the intermediate tap is changed only in the a voltage of the source potential minus 20 V at a position of L1) through 150 V(VD) is provided.

For example, the drain at a position of  $L$  is at  $0$  V in OFF state and is provided with a voltage amplitude of  $150$  V (VDD) in ON state. Accordingly when the length is  $L$ , the voltage amplitude of the  $130$  V ( $150$  V - VDD- $20\%$ ) will be applied to the drain.

Step 9 increases from the lim to a centre of  $P_+$  drain 7 in direction  $Y-Y$ . And increases from the lim to a  $P_+$  drain 8 in direction  $X-X$ . This phenomenon is based on capacitance coupling between  $P_+$  source 5 and  $P_+$  drain 8 via the interme-

Further more, in the Fig. 2, the intermediate step 9 is connected to a limb of the F. draw 7, the volatile of intermediate

For example, as is known from Fig. 5, the MOSFETs are constituted to have a withstand voltage of about 150 V. In such P-channel MOSFETs P1 and P2 having the intermediate taps, when a potential of the intermediate tap portion is drawn

(However, the channel length is changed with the change of the gate length). That is, a dimension for providing a necessary withstand voltage is necessary in the drain offset length LD since a high voltage of VDD is applied between the

In Fig. 5, a potential  $V_1$  (absolute value) of the intermediate traps is plotted when lengths  $L_D$  of the  $P_r$ -channel MOSFETs  $P_1$  and  $P_2$  having the gate length  $L_G$  of gate 5 is varied.

layer having an interdigitating film 13 and windows are formed by which a high withstand voltage P-channel MOSFET having an intermediate tap portion of a  $P+$  diffusion layer 9, the  $P-$  drain 7 is drawn in a direction in

Three after, ion implantation of boron is conducted by an acceleration energy of about 50 keV and a dose amount of  $1 \times 10^{16}$  cm<sup>-2</sup> which a P+ source 5 and A+ drain 8 are formed. Further, after forming an interlayer insulating film

formed and thereafter, polystyrene doped with phosphor to a degree of about 11 D/W is selectively formed by a thickness of about 600 nm which is a rate 6 times faster than the undoped polymer.

Further, ion implantation of boron is conducted selectively in the N well 10 by an acceleration energy of 70 keV and a dose amount of about  $2 \times 10^{12} \text{ cm}^{-2}$  by a photoresist step and the N well 10 is oxidized at 980°C for about 220 minutes

3 x 10<sup>-2</sup>/cm<sup>2</sup> and by pushing phosphor therein at 1200°C for about 50 hours the N well 10 is provided with a bond depth a photoresist step. By ion implantation of phosphor by an acceleration energy of 100 KeV and a dose amount of about

Applies to Fig. 2, Fig. 3 and Fig. 4, taking an example of a P-channel MOSFET having the structure shown in Fig. 1. The drain electrode is formed on a P-type substrate 11 doped with boron to a dose of 13.0 cm<sup>-2</sup> by

Fig. 2 is a plane view of the P-channel MOSFETs P1 and P2 each having the intermediate tap and Fig. 3 is a sectional view taken along a line X-X' of Fig. 2 and Fig. 4 is a longitudinal sectional view taken along a line Y-Y' of Fig. 2.

a drain of the first transistor and a source of which is connected to a power source terminal on a side of a high 45 four transistor of a second conductive type having a drain intermediate tap a drain of which is connected to a fourth transistor of the first conductive type a gate of which is connected to the low potential side of the circuit.

a third transistor of the first conductive type a gate of which is connected to a third input terminal and a source 50 source of which is connected to the power source terminal on the side of the low potential side of the circuit.

a second transistor of the first conductive type a gate of which is connected to a second input terminal and a source 55 source of which is connected to a power source terminal on a side of a low potential side of the circuit.

a first transistor of a first conductive type a gate of which is connected to a first input terminal and a source of 60 which is connected to a power source terminal on a side of a low potential side of the circuit.

#### 1. A level shift circuit comprising:

#### Claims

be reduced by a ratio of 3/4 compared with the conventional circuit. 40

P-channel field effect transistors for voltage conversion which are dispensed with an area of a total of the circuit can effect transistors in the base where the same current driving capabilities are given, can be reduced by the number of the circuit, the number of the P-channel field effect transistors each having an area larger than those of the N-channel field effect transistors are respectively the P-channel field effect transistors and accordingly, compared with the conventional six transistors are respresently the P-channel field effect transistors and the fourth through the sixth transistors the first through the third transistors are respectively the N-channel field effect transistors and the fourth through the sixth transistors. 45

Also, the circuit is easier to use than the conventional circuit since the bias voltage is dispensed with. Additionally, the fabrication step can be reduced by making common the fifth transistors.

MOSFETs each having the thin gate oxide film may be used as the fourth through the sixth transistors. Furthermore, source voltage, the gate/source voltage of the fourth through the sixth transistors may be lowered and accordingly set in a range of the high potential side power source voltage and a voltage higher than the low potential side power 50 set, the voltages applied between the gates and the sources of the fourth through the sixth transistors may be slightly lower than the high potential side power source voltage whereby the fourth through the sixth transistors is made OFF. Therefore, the voltages applied between the gates and the sources of the fourth through the sixth transistors may be slightly lower than the high potential side power source voltage whereby the fourth through the sixth transistors is made ON state, is not lowered to the low potential side power source voltage but to a potential or the second transistor in ON state, is not lowered to the fourth or the fifth transistor connected to the drain of the first is made OFF, the potential of the second transistor is lowered to the fourth or the fifth transistor connected to the drain of the other whereby the transistors are mutually driven, when one of the gates and the fifth transistors is made ON and the other 55 intermediate taps, the intermediate taps are connected mutually to the fourth and the fifth transistors are provided with the intermediate taps described above, according to the present invention, the fourth and the fifth transistors are provided with the gate oxide films similar to those in the N-channel MOSFETs N1, N2 and N3.

As described above, the drain/drain of the third P-channel MOSFET P1, P2 and P3 may be formed with thin necessary for the drain/source voltage withstand high withstand voltage thin gate oxide film to those in the N-channel MOSFETs P1, P2 and P3, the gate/source voltage of the third P-channel MOSFETs are P-channel MOSFETs P1, P2 and P3, the gate/source voltage may be lowered although high withstand voltage thin gate oxide film to those in the N-channel MOSFETs P1, P2 and P3, the gate/source voltage of the third P-channel MOSFETs are 60 become approximately VDD through (VDD-2Vth). Accordingly, in respect of the drain/source voltage withstand voltage of the first, the second and the output terminal of the third P-channel MOSFETs P1, P2 and P3 applied between the gates and the sources of the first, the second and the output terminal 4. Here, the voltages of the input signal φ2 are shifted to VDD, respectively and are outputted to the input signals φ1 and φ3 and 5 V of the level in this way, according to the levels of the input signals φ1 and φ3 and 0 V of the level of the FET 3 via the source/drain of the third P-channel MOSFET P3 as shown by Fig. 6.

The potential V2 of the intermediate tap T2 is applied to the gate of the first P-channel MOSFET P1 whereby the first P-channel MOSFET P1 is made ON, and is applied to the gate of the third P-channel MOSFET P3 whereby the third P-channel MOSFET P3 is made ON as described above, the high potential side power source voltage VDD is outputted to the output terminal 4. 65

MOSFET P3 are made ON as described above, the high potential side power source voltage VDD is outputted to the output terminal 4 connected commonly to the drains of the third P-channel MOSFET P3 and the third N-channel MOS- 70

output terminal 4 is lowered to the low potential side power source voltage VSS. However, the drain potential V2 of the third P-channel MOSFET P3 is made OFF and the drain potential V2 of the intermediate tap T2 is not lowered to VSS and further, 0 V of the level of the input signal φ2 is at 5 V (high level), the first and the second N-channel MOSFETs N1 and N3 are made OFF and the second input signal φ2 is at 5 V (high level), the first and the second N-channel MOSFETs N1 and N3 are 75 made ON. When the second N-channel MOSFET N2 is made ON. Thereby, the drain potential of the second N-channel MOSFET N2 is lowered to the low potential side power source voltage VSS. However, the drain potential V2 of the intermediate tap T2 is not lowered to VSS but a potential (for example, VDD-20V) slightly lower than VDD is outputted as N2 as shown by Fig. 6.

The potential V2 of the intermediate tap T2 is applied to the gate of the first P-channel MOSFET P1 whereby the first P-channel MOSFET P1 is made ON, and is applied to the gate of the third P-channel MOSFET P3 whereby the third P-channel MOSFET P3 is made ON as described above, the low potential side power source voltage VSS (0 V in Fig. 6) is outputted to the output terminal 4 connected commonly to the drains of the third P-channel MOSFET P3 and the third N-channel MOSFET N3 via the third N-channel MOSFET N3 as shown by Fig. 6.

Next, during a time period T2 shown in Fig. 6 where the first and the third input signals φ1 and φ3 are at 0 V (low level) and the second input signal φ2 is at 5 V (high level), the first and the second N-channel MOSFETs N1 and N3 are therefore becomes the high potential side power source voltage VDD as shown by Fig. 6. The potential V2 (=VDD) of the intermediate tap T2 is applied to the gate of the first P-channel MOSFET P1 whereby the first P-channel MOSFET P1 is made OFF and is applied to the gate of the third P-channel MOSFET P3 whereby the third P-channel MOSFET P3 is made ON. When the third N-channel MOSFET N3 is made ON and the drain potential V2 of the intermediate tap T2 is not lowered to VSS but a potential (for example, VDD-20V) slightly lower than VDD is outputted as N2 as shown by Fig. 6.

55

50

45

40

7. The circuit as claimed in claim 4, wherein said first and third input terminal receive same phase input signal and said second input terminal receive a signal inverting said input signal.
6. The circuit as claimed in claim 5, wherein a voltage of intermediate tap of said second transistor is different from a voltage of said fourth node.
5. The circuit as claimed in claim 4, wherein a voltage of intermediate tap of said first transistor is different from a voltage of said second node.

- 30
- 25
- 20
- 15
- 10
- 5
4. A circuit comprising:
3. The level shift circuit according to Claim 1, wherein the first through the sixth transistors each is an N-channel field effect transistor, and the drain of a portion of a drain electric field alleviating layer is drawn out and an interme-
2. The level shift circuit according to Claim 1, wherein the drain intermediate taps of the fourth and the fifth transistor are provided with a structure where a portion of a drain electric field alleviating layer is drawn out and an interme-
1. The fifth transistor of the second conductive type a gate of which is connected to the power source terminal on the side of the high potential, and a sixth transistor, a drain of which is connected to a drain of the fifth transistor and an output terminal and a source of which is connected to the fourth transistor; and
- 10
- 15
- 20
- 25
- 30
- 35
- 40
- 45
- 50
- 55
- 60
- 65
- 70
- 75
- 80
- 85
- 90
- 95
- 100
- 105
- 110
- 115
- 120
- 125
- 130
- 135
- 140
- 145
- 150
- 155
- 160
- 165
- 170
- 175
- 180
- 185
- 190
- 195
- 200
- 205
- 210
- 215
- 220
- 225
- 230
- 235
- 240
- 245
- 250
- 255
- 260
- 265
- 270
- 275
- 280
- 285
- 290
- 295
- 300
- 305
- 310
- 315
- 320
- 325
- 330
- 335
- 340
- 345
- 350
- 355
- 360
- 365
- 370
- 375
- 380
- 385
- 390
- 395
- 400
- 405
- 410
- 415
- 420
- 425
- 430
- 435
- 440
- 445
- 450
- 455
- 460
- 465
- 470
- 475
- 480
- 485
- 490
- 495
- 500
- 505
- 510
- 515
- 520
- 525
- 530
- 535
- 540
- 545
- 550
- 555
- 560
- 565
- 570
- 575
- 580
- 585
- 590
- 595
- 600
- 605
- 610
- 615
- 620
- 625
- 630
- 635
- 640
- 645
- 650
- 655
- 660
- 665
- 670
- 675
- 680
- 685
- 690
- 695
- 700
- 705
- 710
- 715
- 720
- 725
- 730
- 735
- 740
- 745
- 750
- 755
- 760
- 765
- 770
- 775
- 780
- 785
- 790
- 795
- 800
- 805
- 810
- 815
- 820
- 825
- 830
- 835
- 840
- 845
- 850
- 855
- 860
- 865
- 870
- 875
- 880
- 885
- 890
- 895
- 900
- 905
- 910
- 915
- 920
- 925
- 930
- 935
- 940
- 945
- 950
- 955
- 960
- 965
- 970
- 975
- 980
- 985
- 990
- 995
- 1000
- 1005
- 1010
- 1015
- 1020
- 1025
- 1030
- 1035
- 1040
- 1045
- 1050
- 1055
- 1060
- 1065
- 1070
- 1075
- 1080
- 1085
- 1090
- 1095
- 1100
- 1105
- 1110
- 1115
- 1120
- 1125
- 1130
- 1135
- 1140
- 1145
- 1150
- 1155
- 1160
- 1165
- 1170
- 1175
- 1180
- 1185
- 1190
- 1195
- 1200
- 1205
- 1210
- 1215
- 1220
- 1225
- 1230
- 1235
- 1240
- 1245
- 1250
- 1255
- 1260
- 1265
- 1270
- 1275
- 1280
- 1285
- 1290
- 1295
- 1300
- 1305
- 1310
- 1315
- 1320
- 1325
- 1330
- 1335
- 1340
- 1345
- 1350
- 1355
- 1360
- 1365
- 1370
- 1375
- 1380
- 1385
- 1390
- 1395
- 1400
- 1405
- 1410
- 1415
- 1420
- 1425
- 1430
- 1435
- 1440
- 1445
- 1450
- 1455
- 1460
- 1465
- 1470
- 1475
- 1480
- 1485
- 1490
- 1495
- 1500
- 1505
- 1510
- 1515
- 1520
- 1525
- 1530
- 1535
- 1540
- 1545
- 1550
- 1555
- 1560
- 1565
- 1570
- 1575
- 1580
- 1585
- 1590
- 1595
- 1600
- 1605
- 1610
- 1615
- 1620
- 1625
- 1630
- 1635
- 1640
- 1645
- 1650
- 1655
- 1660
- 1665
- 1670
- 1675
- 1680
- 1685
- 1690
- 1695
- 1700
- 1705
- 1710
- 1715
- 1720
- 1725
- 1730
- 1735
- 1740
- 1745
- 1750
- 1755
- 1760
- 1765
- 1770
- 1775
- 1780
- 1785
- 1790
- 1795
- 1800
- 1805
- 1810
- 1815
- 1820
- 1825
- 1830
- 1835
- 1840
- 1845
- 1850
- 1855
- 1860
- 1865
- 1870
- 1875
- 1880
- 1885
- 1890
- 1895
- 1900
- 1905
- 1910
- 1915
- 1920
- 1925
- 1930
- 1935
- 1940
- 1945
- 1950
- 1955
- 1960
- 1965
- 1970
- 1975
- 1980
- 1985
- 1990
- 1995
- 2000
- 2005
- 2010
- 2015
- 2020
- 2025
- 2030
- 2035
- 2040
- 2045
- 2050
- 2055
- 2060
- 2065
- 2070
- 2075
- 2080
- 2085
- 2090
- 2095
- 2100
- 2105
- 2110
- 2115
- 2120
- 2125
- 2130
- 2135
- 2140
- 2145
- 2150
- 2155
- 2160
- 2165
- 2170
- 2175
- 2180
- 2185
- 2190
- 2195
- 2200
- 2205
- 2210
- 2215
- 2220
- 2225
- 2230
- 2235
- 2240
- 2245
- 2250
- 2255
- 2260
- 2265
- 2270
- 2275
- 2280
- 2285
- 2290
- 2295
- 2300
- 2305
- 2310
- 2315
- 2320
- 2325
- 2330
- 2335
- 2340
- 2345
- 2350
- 2355
- 2360
- 2365
- 2370
- 2375
- 2380
- 2385
- 2390
- 2395
- 2400
- 2405
- 2410
- 2415
- 2420
- 2425
- 2430
- 2435
- 2440
- 2445
- 2450
- 2455
- 2460
- 2465
- 2470
- 2475
- 2480
- 2485
- 2490
- 2495
- 2500
- 2505
- 2510
- 2515
- 2520
- 2525
- 2530
- 2535
- 2540
- 2545
- 2550
- 2555
- 2560
- 2565
- 2570
- 2575
- 2580
- 2585
- 2590
- 2595
- 2600
- 2605
- 2610
- 2615
- 2620
- 2625
- 2630
- 2635
- 2640
- 2645
- 2650
- 2655
- 2660
- 2665
- 2670
- 2675
- 2680
- 2685
- 2690
- 2695
- 2700
- 2705
- 2710
- 2715
- 2720
- 2725
- 2730
- 2735
- 2740
- 2745
- 2750
- 2755
- 2760
- 2765
- 2770
- 2775
- 2780
- 2785
- 2790
- 2795
- 2800
- 2805
- 2810
- 2815
- 2820
- 2825
- 2830
- 2835
- 2840
- 2845
- 2850
- 2855
- 2860
- 2865
- 2870
- 2875
- 2880
- 2885
- 2890
- 2895
- 2900
- 2905
- 2910
- 2915
- 2920
- 2925
- 2930
- 2935
- 2940
- 2945
- 2950
- 2955
- 2960
- 2965
- 2970
- 2975
- 2980
- 2985
- 2990
- 2995
- 3000
- 3005
- 3010
- 3015
- 3020
- 3025
- 3030
- 3035
- 3040
- 3045
- 3050
- 3055
- 3060
- 3065
- 3070
- 3075
- 3080
- 3085
- 3090
- 3095
- 3100
- 3105
- 3110
- 3115
- 3120
- 3125
- 3130
- 3135
- 3140
- 3145
- 3150
- 3155
- 3160
- 3165
- 3170
- 3175
- 3180
- 3185
- 3190
- 3195
- 3200
- 3205
- 3210
- 3215
- 3220
- 3225
- 3230
- 3235
- 3240
- 3245
- 3250
- 3255
- 3260
- 3265
- 3270
- 3275
- 3280
- 3285
- 3290
- 3295
- 3300
- 3305
- 3310
- 3315
- 3320
- 3325
- 3330
- 3335
- 3340
- 3345
- 3350
- 3355
- 3360
- 3365
- 3370
- 3375
- 3380
- 3385
- 3390
- 3395
- 3400
- 3405
- 3410
- 3415
- 3420
- 3425
- 3430
- 3435
- 3440
- 3445
- 3450
- 3455
- 3460
- 3465
- 3470
- 3475
- 3480
- 3485
- 3490
- 3495
- 3500
- 3505
- 3510
- 3515
- 3520
- 3525
- 3530
- 3535
- 3540
- 3545
- 3550
- 3555
- 3560
- 3565
- 3570
- 3575
- 3580
- 3585
- 3590
- 3595
- 3600
- 3605
- 3610
- 3615
- 3620
- 3625
- 3630
- 3635
- 3640
- 3645
- 3650
- 3655
- 3660
- 3665
- 3670
- 3675
- 3680
- 3685
- 3690
- 3695
- 3700
- 3705
- 3710
- 3715
- 3720
- 3725
- 3730
- 3735
- 3740
- 3745
- 3750
- 3755
- 3760
- 3765
- 3770
- 3775
- 3780
- 3785
- 3790
- 3795
- 3800
- 3805
- 3810
- 3815
- 3820
- 3825
- 3830
- 3835
- 3840
- 3845
- 3850
- 3855
- 3860
- 3865
- 3870
- 3875
- 3880
- 3885
- 3890
- 3895
- 3900
- 3905
- 3910
- 3915
- 3920
- 3925
- 3930
- 3935
- 3940
- 3945
- 3950
- 3955
- 3960
- 3965
- 3970
- 3975
- 3980
- 3985
- 3990
- 3995
- 4000
- 4005
- 4010
- 4015
- 4020
- 4025
- 4030
- 4035
- 4040
- 4045
- 4050
- 4055
- 4060
- 4065
- 4070
- 4075
- 4080
- 4085
- 4090
- 4095
- 4100
- 4105
- 4110
- 4115
- 4120
- 4125
- 4130
- 4135
- 4140
- 4145
- 4150
- 4155
- 4160
- 4165
- 4170
- 4175
- 4180
- 4185
- 4190
- 4195
- 4200
- 4205
- 4210
- 4215
- 4220
- 4225
- 4230
- 4235
- 4240
- 4245
- 4250
- 4255
- 4260
- 4265
- 4270
- 4275
- 4280
- 4285
- 4290
- 4295
- 4300
- 4305
- 4310
- 4315
- 4320
- 4325
- 4330
- 4335
- 4340
- 4345
- 4350
- 4355
- 4360
- 4365
- 4370
- 4375
- 4380
- 4385
- 4390
- 4395
- 4400
- 4405
- 4410
- 4415
- 4420
- 4425
- 4430
- 4435
- 4440
- 4445
- 4450
- 4455
- 4460
- 4465
- 4470
- 4475
- 4480
- 4485
- 4490
- 4495
- 4500
- 4505
- 4510
- 4515
- 4520
- 4525
- 4530
- 4535
- 4540
- 4545
- 4550
- 4555
- 4560
- 4565
- 4570
- 4575
- 4580
- 4585
- 4590
- 4595
- 4600
- 4605
- 4610
- 4615
- 4620
- 4625
- 4630
- 4635
- 4640
- 4645
- 4650
- 4655
- 4660
- 4665
- 4670
- 4675
- 4680
- 4685
- 4690
- 4695
- 4700
- 4705
- 4710
- 4715
- 4720
- 4725
- 4730
- 4735
- 4740
- 4745
- 4750
- 4755
- 4760
- 4765
- 4770
- 4775
- 4780
- 4785
- 4790
- 4795
- 4800
- 4805
- 4810
- 4815
- 4820
- 4825
- 4830
- 4835
- 4840
- 4845
- 4850
- 4855
- 4860
- 4865
- 4870
- 4875
- 4880
- 4885
- 4890
- 4895
- 4900
- 4905
- 4910
- 4915
- 4920
- 4925
- 4930
- 4935
- 4940
- 4945
- 4950
- 4955
- 4960
- 4965
- 4970
- 4975
- 4980
- 4985
- 4990
- 4995
- 5000
- 5005
- 5010
- 5015
- 5020
- 5025
- 5030
- 5035
- 5040
- 5045
- 5050
- 5055
- 5060
- 5065
- 5070
- 5075
- 5080
- 5085
- 5090
- 5095
- 5100
- 5105
- 5110
- 5115
- 5120
- 5125
- 5130
- 5135
- 5140
- 5145
- 5150
- 5155
- 5160
- 5165
- 5170
- 5175
- 5180
- 5185
- 5190
- 5195
- 5200
- 5205
- 5210
- 5215
- 5220
- 5225
- 5230
- 5235
- 5240
- 5245
- 5250
- 5255
- 5260
- 5265
- 5270
- 5275
- 5280
- 5285
- 5290
- 5295
- 5300
- 5305
- 5310
- 5315
- 5320
- 5325
- 5330
- 5335
- 5340
- 5345
- 5350
- 5355
- 5360
- 5365
- 5370
- 5375
- 5380
- 5385
- 5390
- 5395
- 5400
- 5405
- 5410
- 5415
- 5420
- 5425
- 5430
- 5435
- 5440
- 5445
- 5450
- 5455
- 5460
- 5465
- 5470
- 5475
- 5480
- 5485
- 5490
- 5495
- 5500
- 5505
- 5510
- 5515
- 5520
- 5525
- 5530
- 5535
- 5540
- 5545
- 5550
- 5555
- 5560
- 5565
- 5570
- 5575
- 5580
- 5585
- 5590
- 5595
- 5600
- 5605
- 5610
- 5615
- 5620
- 5625
- 5630
- 5635
- 5640
- 5645
- 5650
- 5655
- 5660
- 5665
- 5670
- 5675
- 5680
- 5685
- 5690
- 5695
- 5700
- 5705
- 5710
- 5715
- 5720
- 5725
- 5730
- 5735
- 5740
- 5745
- 5750
- 5755
- 5760
- 5765
- 5770
- 5775
- 5780
- 5785
- 5790
- 5795
- 5800
- 5805
- 5810
- 5815
- 5820
- 5825
- 5830
- 5835
- 5840
- 5845
- 5850
- 5855
- 5860
- 5865
- 5870
- 5875
- 5880
- 5885
- 5890
- 5895
- 5900
- 5905
- 5910
- 5915
- 5920
- 5925
- 5930
- 5935
- 5940
- 5945
- 5950
- 5955
- 5960
- 5965
- 5970
- 5975
- 5980
- 5985
- 5990
- 5995
- 6000
- 6005
- 6010
- 6015
- 6020
- 6025
- 6030
- 6035
- 6040
- 6045
- 6050
- 6055
- 6060
- 6065
- 6070
- 6075
- 6080
- 6085
- 6090
- 6095
- 6100
- 6105
- 6110
- 6115
- 6120




Fig. 1




Fig. 3




Fig. 2




Fig.5




Fig.4




Fig.6




Fig. 7 PRIOR ART

TEL. (954) 925-1100

HOLLYWOOD, FLORIDA 33022

P.O. BOX 2480

LERNER AND GREENBERG P.A.

APPLICANT:

SERIAL NO:

DOCKET NO:

(88) Date of publication A3: 06.05.1999 Bulletin 1999/18  
(51) Int. Cl.6: H03K 19/0185, H03K 3/356,  
H01L 29/78, H01L 29/417


EUROPEAN PATENT APPLICATION

EP 0798860 A3 (11)

A standard linear barcode is positioned horizontally across the page, consisting of vertical black lines of varying widths on a white background.

Office européen des brevets

European Patent Office



(88) Date of publication A3: 06.05.1999 Bulletin 1999/18  
(51) Int. Cl.<sup>6</sup>: H03K 19/0185, H03K 3/356,  
H01L 29/78, H01L 29/417

01.10.1997 Bulletin 1997/40

(21) Application number: 97105220.4

Stylized manna (CC BY-NC)

(43) Date of publication A2:

81/6661.mwaura 6661:58:20

(88) Date of publication A3:

• 27 • (74)

13 (8)


Office européen

(19) European Patent

Europanisch s B

(54) High voltage level shift circuit including cmos transistor having thin gate insulating film

(57) In order to solve problems of a conventional level shift circuit which is difficult to use since a bias voltage is needed and where a number of P-channel MOS-FETs is large and an area thereof is large, a level shift circuit comprises N-channel MOSFETs N1, N2 and N3 which are connected to a low potential side power source terminals 1, 2 and 3 and sources of which are commonly connected to input terminals 1, 2 and 3 and drains of which are respectively connected to output terminals 1, 2 and 3 and drains of the N-channel MOSFETs N1, N2 and N3 which are connected to a high potential side power source terminal 4 and drains of which are commonly connected to a drain of a P-channel MOSFET P1, a drain of a P-channel MOSFET P2 and a drain of a P-channel MOSFET P3 which are connected to a source of a high potential side power source terminal 5 and which are connected to a drain of a P-channel MOSFET P4, a drain of a P-channel MOSFET P5 and a drain of a P-channel MOSFET P6 which are connected to a source of a high potential side power source terminal 6.



一  
五

DOCUMENTS CONSIDERED TO BE RELEVANT					
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant CLASSIFICATION (incl.16)	Classification of document with indication, where appropriate, of relevant passages	APPLICACTION (incl.16)	D, A
D, A	PATENT ABSTRACTS OF JAPAN vol. 014, no. 461 (E-0987), 5 October 1990 8 JP 02 186826 A (MATSUSHITA ELECTRIC IND CO LTD), 23 July 1990 * abstract * PATENT ABSTRACTS OF JAPAN vol. 018, no. 109 (E-1513). 8 JP 05 308274 A (MATSUSHITA ELECTRIC IND CO LTD), 19 November 1993 * abstract * -----	1,4	H03K19/0185 H03K3/356 H01L29/78 H01L29/417	D, A D, A A A	
D, A	PATENT ABSTRACTS OF JAPAN vol. 014, no. 461 (E-0987), 5 October 1990 8 JP 02 186826 A (MATSUSHITA ELECTRIC IND CO LTD), 23 July 1990 * abstract * PATENT ABSTRACTS OF JAPAN vol. 018, no. 109 (E-1513). 8 JP 05 308274 A (MATSUSHITA ELECTRIC IND CO LTD), 19 November 1993 * abstract * -----	1,4	H03K19/0185 H03K3/356 H01L29/78 H01L29/417	D, A D, A A A	
A	US 5 306 656 A (WILLIAMS RICHARD K ET AL) 26 April 1994 ----- US 4 952 825 A (YOSHIDA HIROSHI) 28 August 1990 ----- * the whole document * * figures 2,2A,3A,3B *	1,2,4			
A	US 4 952 825 A (YOSHIDA HIROSHI) 28 August 1990 ----- * figures 2,2A,3A,3B *	1,4			
	The present search report has been drawn up for all claims				
	Applicant: <i>Fiona Slaw Berger</i> Applic. #: <i>P2000,0343</i>				
	Post Office Box 2480 Hollywood, FL 33022-2480 Tel: (954) 925-1100 Fax: (954) 925-1101 Lemer and Greenberg, P.A.				
	Examiner: Fleuer, F		Date of completion of the search:	16 March 1999	THE HAGUE
	Place of search:		Category of the document:	CATEGORY OF CITED DOCUMENTS	
	X : Particularly relevant if taken alone Y : Particularly relevant if combined with another Z : Document cited in the application D : Document cited for other reasons L : After the filing date E : Earlier publication document, but published on or T : Theory or principle underlying the invention P : Intermediate document Q : Non-written disclosure A : Technological background U : Member of the same family, corresponding				



Office  
EUROPEAN Patent

EUROPEAN SEARCH REPORT

EP 97 10 5220

EP 0 798 860 A3